View 74LVT162240_19731.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74LVT162240 * 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25 Series Resistors in the Outputs
June 1999 Revised June 1999
74LVT162240 * 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25 Series Resistors in the Outputs
General Description
The LVT162240 and LVTH162240 contain sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation. The LVT162240 and LVTH162240 are designed with equivalent 25 series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters. The LVTH162240 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These inverting buffers and line drivers are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT162240 and LVTH162240 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.
Features
s Input and output interface capability to systems at 5V VCC s Outputs include equivalent series resistance of 25 to make external termination resistors unnecessary and reduce overshoot and undershoot s Bushold data inputs eliminate the need for external pullup resistors to hold unused inputs (74LVTH162240), also available without bushold feature (74LVT162240). s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Functionally compatible with the 74 series 162240 s Latch-up performance exceeds 500 mA
Ordering Code:
Order Number 74LVT162240MEA 74LVT162240MTD 74LVTH162240MEA 74LVTH162240MTD Package Number MS48A MTD48 MS48A MTD48 Package Description 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names OEn I0-I15 O0-O15 Description Output Enable Inputs (Active LOW) Inputs 3-STATE Outputs
(c) 1999 Fairchild Semiconductor Corporation
DS012490
www.fairchildsemi.com
74LVT162240 * 74LVTH162240
Connection Diagram
Truth Table
Inputs
OE1 L L H I0-I3 L H X
Outputs
O0-O3 H L Z
Inputs
OE2 L L H X I4-I7 L H
Outputs
O4-O7 H L Z
Inputs
OE3 L L H I8-I11 L H X
Outputs
O8-O11 H L Z
Inputs
OE4 L L H
H = HIGH Voltage Level X = Immaterial
Outputs
I12-I15 L H X
L = LOW Voltage Level Z = High Impedance
O12-O15 H L Z
Functional Description
The LVT162240 and LVTH162240 contain sixteen inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3STATE outputs are controlled by an Output Enable (OEn) input for each nibble. When OEn is LOW, the outputs are in 2-state mode. When OEn is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74LVT162240 * 74LVTH162240
Absolute Maximum Ratings(Note 1)
Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value -0.5 to +4.6 -0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -50 -50 64 128 64 128 -65 to +150 Output in 3-STATE Output in HIGH or LOW State (Note 2) VI < GND VO < GND VO > VCC Output at HIGH State VO > VCC Output at LOW State Conditions Units V V V mA mA mA mA mA C
Recommended Operating Conditions
Symbol VCC VI IOH IOL TA t/V Supply Voltage Input Voltage HIGH-Level Output Current LOW-Level Output Current Free Air Operating Temperature Input Edge Rate, VIN = 0.8V-2.0V, VCC = 3.0V -40 0 Parameter Min 2.7 0 Max 3.6 5.5 -12 12 +85 10 Units V V mA mA C ns/V
Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 2: IO Absolute Maximum Rating must be observed.
DC Electrical Characteristics
Symbol Parameter VCC (V) 2.7 2.7-3.6 2.7-3.6 2.7-3.6 3.0 VOL II(HOLD) (Note 4) II(OD) (Note 4) II Bushold Input Over-Drive Current to Change State Input Current Control Pins Data Pins IOFF IPU/PD IOZL IOZH IOZH+ ICCH ICCL ICCZ Power Off Leakage Current Power Up/Down 3-STATE Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current Power Supply Current Power Supply Current Power Supply Current 3.0 3.6 3.6 3.6 0 0-1.5V 3.6 3.6 3.6 3.6 3.6 3.6 Output LOW Voltage Bushold Input Minimum Drive 2.7 3.0 3.0 75 -75 500 -500 10 1 -5 1 100 100 -5 5 10 0.19 5 0.19 A A A A A mA mA mA A VCC-0.2 2.0 0.2 0.8 2.0 0.8 TA = -40C to +85C Min Typ (Note 3) VIK VIH VIL VOH Input Clamp Diode Voltage Input HIGH Voltage Input LOW Voltage Output HIGH Voltage -1.2 V V V V V A A II = -18 mA VO 0.1V or VO VCC - 0.1V IOH = -100 A IOH = -12 mA IOL = 100 A IOL = 12 mA VI = 0.8V VI = 2.0V (Note 5) (Note 6) VI = 5.5V VI = 0V or VCC VI = 0V VI = VCC 0V VI or VO 5.5V VO = 0.5V to 3.0V VI = GND or VCC VO = 0.5V VO = 3.0V VCC < VO 5.5V Outputs HIGH Outputs LOW Outputs Disabled Max Units Conditions
3
www.fairchildsemi.com
74LVT162240 * 74LVTH162240
DC Electrical Characteristics
Symbol ICCZ+ ICC Parameter Power Supply Current Increase in Power Supply Current (Note 7)
Note 3: All typical values are at VCC = 3.3V, TA = 25C. Note 4: Applies to bushold versions only (74LVTH162240).
(Continued)
TA = -40C to +85C Min Typ (Note 3) 3.6 3.6 0.19 0.2 mA mA VCC VO 5.5V, Outputs Disabled One Input at VCC - 0.6V Other Inputs at VCC or GND Max Units Conditions
VCC (V)
Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL
(Note 8)
TA = 25C Min Typ 0.8 -0.8 Max Units V V Conditions CL = 50 pF, RL = 500 (Note 9) (Note 9)
VCC (V) 3.3 3.3
Note 8: Characterized in SSOP package. Guaranteed parameter, but not tested. Note 9: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.
AC Electrical Characteristics
TA = -40C to +85C, CL = 50 pF, RL = 500 Symbol Parameter Min tPLH tPHL tPZH tPZL tPHZ tPLZ tOSHL tOSLH Output to Output Skew (Note 11) Output Disable Time Output Enable Time Propagation Delay Data to Output 1.0 1.0 1.0 1.0 2.0 2.0 VCC = 3.3V 0.3V Typ (Note 10) 4.0 4.0 4.8 4.9 4.9 4.5 1.0 1.0 1.0 1.0 1.0 2.0 2.0 4.8 4.6 5.7 6.1 5.4 4.5 1.0 ns ns ns ns Max VCC = 2.7V Min Max Units
Note 10: All typical values are at VCC = 3.3V, TA = 25C. Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Capacitance
Symbol CIN COUT
(Note 12)
Parameter Conditions VCC = 0V, VI = 0V or VCC VCC = 3.0V, VO = 0V or VCC Typical 4 8 Units pF pF
Input Capacitance Output Capacitance
Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
www.fairchildsemi.com
4
74LVT162240 * 74LVTH162240
Physical Dimensions inches (millimeters) unless otherwise noted
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A
5
www.fairchildsemi.com
74LVT162240 * 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25 Series Resistors in the Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

▲Up To Search▲

Price & Availability of 74LVT162240

	To Download 74LVT162240 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .